Abstract-This brief presents a power reduction technique for continuous time sigma-delta modulators (CTSDMs). The approach consists of two elements. First, a passive low-pass filter is added in front of the modulator's loop filter to reduce the high frequency components in the loop. As a result, the slew rate requirements of the opamps can be greatly reduced which allows a significant power saving. Unfortunately, the insertion of this low-pass filter also changes the modulator's loop gain, and hence affects the noise transfer functions (NTFs) and signal transfer functions (STFs), in an undesired way. Therefore, the second proposed element consists of inserting a compensation branch which is such that the original loop gain, NTF and STF are restored. Thanks to this, our power saving technique is completely transparent on the system level such that all established techniques and toolboxes for CTSDM design can still be used. The technique is especially suited for one-bit CTSDMs, where the amount of high-frequency components in the loop is excessive. To showcase the technique, a self-oscillating sigma-delta modulator (which is a dedicated type of one-bit CTSDM) was implemented in a 65-nm CMOS process. It achieves a peak signal to noise and distortion ratio of 63 dB over a 20-MHz bandwidth at a power consumption of 1.7 mW while occupying a very small chip area of only 0.009 mm 2 .
I. INTRODUCTION

F
OR THE past decade, multibit modulators seemed the obvious choice for implementing high performance continuous time sigma-delta modulators (CTSDMs) [1] , [2] . However, recently one-bit CTSDMs have gained renewed attention, because their chip area is much smaller and hence are preferred when chip area is critical [3] , [4] .
Unfortunately, designing high bandwidth one-bit CTSDMs with a low power consumption remains a challenging task. One of the issues is that the digital-to-analog converter (DAC) of such a modulator drives the loop filter with high frequency full scale pulses. This leads to stringent slew rate requirements, especially on the first opamp in the modulator's loop filter.
In this brief, we present a solution for this problem. It is related to a previously published technique that was originally intended to tackle a different problem: in [3] and [5] , an analog low-pass filter is introduced in a modulator's loop to alter its signal transfer function (STF). The aim in those works is to make the modulator more robust against out of band blockers (OOB blockers), by filtering them using the STF. Simply adding filters to the loop, however, compromises stability, and hence a compensation filter is added. Because of this compensation, the STF can be changed without modifying the loop gain or the noise transfer function (NTF) of the modulator. The low-pass filter is added after the first integrator of the loop filter, because that way, the noise and nonlinearity of the introduced filter is suppressed by this integrator. This approach has its merits, but it does not reduce the slew rate requirement of the first integrator.
In this brief, we modify this technique to tackle the problem of slewing instead of OOB blocker suppression. First, we propose inserting the filter in front of the first integrator, instead of behind it. Next, we only add passive components to implement the filtering and compensation. And finally, we shift the compensation path, such that it leaves the STF unchanged. This approach relaxes the slew rate requirement of the first opamp in the loop filter. At the same time, this technique ensures that the loop gain and the STFs or NTFs remain unchanged. This means that the proposed technique is completely transparent for the system level designer, and hence all conventional design techniques (e.g., [6] - [8] ) can still be used, allowing for a straightforward CTSDM design.
An important alternative solution is the use of finite impulse response (FIR) filters [4] , [9] - [11] in the feedback path. Also here, a strategy for compensation has been presented [4] , [9] , [11] , allowing full control of the NTF and STF (just as in our proposed approach). Compared to our solution, FIR-DACs have the advantage that the jitter sensitivity improves, which is not the case for our technique. On the other hand, FIR-DACs introduce several tradeoffs which do not occur for our technique: e.g., FIR-DACs increase the input-signal related component in front of the first integrator (which becomes pronounced when the FIR order is high). Furthermore, the area occupied by the resistors of a resistive FIR-DAC rises quadratically with n, the number of taps (because there are now n resistors, and every resistor must be a factor n larger than the original resistor). In practice, these two mechanisms limit the FIR-DAC order. However, it is important to note that the proposed technique is fully orthogonal to this FIR-approach and can effortlessly be combined with it. Such a combination could allow to obtain the advantages of both techniques, but the study of such a combination is out of the scope of this brief.
We implemented the proposed technique on a selfoscillating sigma-delta modulator (SOSDM), a type of one-bit CTSDM that has proven to be compact and allows high 1549-7747 c 2016 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/ redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. bandwidth [12] - [17] , although the power efficiency is slightly affected. The remainder of this brief is organized as follows. In Section II, the proposed passive filter and its compensation are further explored on the system level, while Section III presents the circuit level implementation. Section IV outlines the system and circuit level design of the prototype, while Section V presents and discusses the measurement results, after which conclusions are drawn in Section VI.
II. SYSTEM LEVEL To explain the idea, we will assume that the modulator's loop filter is a simple cascade of integrators, but the proposed technique can be applied on a general system and does not prohibit feed-forward or additional feedback branches. Fig. 1 shows the proposed technique applied to a one-bit CTSDM. Let us first consider the original modulator without the proposed modifications, which is shown in black. The first integrator of the loop filter, (a 1 /s), is shown separately, such that the total loop filter is given by (a 1 /s) H r (s). The node in front of this loop filter is labeled ε. Because of the operation of the loop, the low-frequency components on this node are heavily suppressed, including the component related to the modulator's input signal. Therefore, the signal on node ε, without the modifications shown in gray, consists almost entirely of high frequency quantization noise. This component is quite large, especially in one-bit modulators, and to process it, the opamps in the loop filter need to have a high slew rate.
Next, we consider the proposed modifications, consisting of a first order passive low-pass filter, with transfer function 1/(1 + sτ ), and a compensation path with gain a 1 τ , that bypasses the first integrator in the original loop filter. In this new system, the high-frequency components will be suppressed by the added filter, while the low-frequency components are suppressed by the operation of the loop. As a result, the signal on node ε is now heavily reduced, and the first integrator has to process much smaller and slower varying signals. This reduces its slew rate requirements, and allows for a more power efficient design. By introducing the compensation path, the transfer function from ε to the node labeled δ equals (a 1 /s)(1 + sτ ). This means that the effect of the lowpass filter on the modulator's loop gain is removed by the compensation path, and it is easy to verify that the NTF and the STF remain unchanged.
A possible issue of this technique, is mismatch between the low-pass filtering time constant, the coefficient of the first integrator and the gain of the compensation path. Such a mismatch will result in modulator with a slightly altered loop gain. Simulations on the system of the prototype, however, showed that this mismatch has nearly no influence on the performance, even for a relatively large mismatch of 20%. It is expected that this is also the case for a general CTSDM, as long as the bandwidth of the low-pass filter is not chosen too high. Fig. 2 shows a possible circuit level implementation of the proposed passive loop filter assistance technique. The first two integrators of the loop filter are shown in black, while the proposed low-pass filter and its compensation are shown in gray. The resistor of the first integrator has been split up in two, to form a low-pass filter with the added capacitor C lp . The resistor R c , bypassing the first integrator, implements the compensation path.
III. CIRCUIT LEVEL
We will now shortly describe the tradeoffs associated with this circuit. In the following, we will assume that R c is much larger than R in and R lp , because in a good design the impedance level in the second integrator will be scaled up to reduce its power consumption. The design equations of this circuit are then
It is clear that to apply the proposed technique on existing integrators, the designer needs to make two choices. First, the bandwidth of the low-pass filter needs to be chosen. A lower bandwidth offers better slewing behavior, but it will increase the size of the added capacitor, C lp . The filtering bandwidth will also have an influence on the circuit's noise behavior. It is clear that for frequencies lower than 1/(2πτ ), and assuming a large R c , the input referred noise of this circuit remains unchanged by the introduction of C lp and R c . However, for frequencies above 1/(2πτ ), the circuit's noise level rises. This can be understood, e.g., by observing that the input referred noise contribution of the first opamp will be amplified by the inverse of the filter gain. Hence, τ needs to be chosen small enough that this rising of the noise level only occurs outside of the modulator's pass band. Second, R in and R lp need to be sized, keeping their sum fixed. Choosing R in ||R lp high reduces the size of the added capacitor C lp . At the same time, the input impedance of this circuit for frequencies higher than 1/(2πτ ) is given by R in . Hence, keeping R in high is beneficial for the power consumption of the DAC and the driving amplifiers.
IV. PROTOTYPE The proposed technique was applied to an SOSDM. This type of modulator has recently gained some attention [12] - [19] , because it allows a very robust modulator implementation to an extent that time-constant trimming can even be omitted. The result is that these circuits can be remarkably cheap (i.e., compact in terms of silicon area). In theory there should not be a penalty on the power efficiency, but The core idea in an SOSDM is that it is designed to oscillate at a well defined frequency. This oscillation serves as the carrier of a pulse width modulation mechanism. Hence, an SOSDM encodes its input signal as the pulse width of this well controlled self oscillation. Pulse widths can be as small as the sampling period, but the pulse periods are set by the SOSDM design. As a result, the quantization noise is concentrated around the oscillation frequency, and is lower at higher frequencies.
In this type of modulator the behavior is nearly entirely determined by the oscillation frequency. There are several ways to control this frequency, but the simplest and most robust way to do this, is by adding an inner loop with a controlled explicit delay. This way the oscillation frequency can easily be set (typically to an integer fraction of the sampling frequency). This is the reason why this type of modulator can be very robust toward parameter variations.
The top level system of the prototype is depicted on Fig. 3 . The original modulator is shown in black, while the low-pass filter and compensation are shown in gray. The modulator itself is based on the design reported in [14] , though several system coefficients have been modified. On the figure, the inner loop is annotated. This loop contains DAC1, the third integrator of the loop filter and the explicit delay. In this design, this explicit delay is set to half a clock cycle. This would lead to a limit cycle of f s /4, but due to some extra phase shift the actual limit cycle is at 0.24 f s .
One can also identify the outer loop, not annotated, containing DAC2, the entire third order loop filter and the delay. Because it contains only one integrator, the inner loop will dominate at high frequencies, while the outer loop dominates at the lower end of the spectrum. Extra phase shift in the outer loop has nearly no effect on the overall behavior. Phase shifts in the inner loop do affect the behavior, but it is relatively easy to keep these under control because this inner loop is quite simple. The oscillation frequency (at 0.24 f s ) is chosen far lower than the sampling frequency, but still at a frequency much higher than the modulator's bandwidth, to keep the in-band spectrum clean of its modulation spurs.
The system has a third order loop filter with both a feed-forward and a feedback branch. There is also a local feedback path, with gain g, to generate a zero in the NTF. All system coefficients can be seen in Table I . In this table, f 0 represents the oscillation frequency of the modulator for a zero input signal, f b is the modulator's bandwidth, f s its sampling frequency, and T s is the sampling period, equaling (1/f s ). All other coefficients are as depicted on Fig. 3 . The time constant of the low-pass filter, which is the subject of this brief, has been chosen such that the oscillation frequency is suppressed by roughly a factor of 10 dB. Choosing this time constant much higher would have deteriorated the noise performance of the system. The size of the capacitor of the low-pass filter would also have become too large. Still, with this time constant sizing, the maximum current that the first opamp needs to deliver to drive its load is halved. Fig. 4 shows the single-ended equivalent of the top level circuit of the prototype. The depicted signal inversions are implemented by cross coupling the differential wires. Again, the modulator itself is shown in black while the filtering and compensation are shown in gray. Looking at the circuit of Fig. 4 , it can be seen that the node labeled ε is fed to all three integrators, instead of only the first two, as was shown on the system level diagram of Fig. 3 . Both systems are equivalent, but an extra path is necessary in the circuit, because of the way the compensation is implemented. It is not possible to directly create a feed-forward branch starting from node δ on Fig. 3 , because node δ in our system does not directly translate to an explicit node in the circuit implementation of Fig. 4 . Therefore, in the circuit, the feed-forward branch starts directly at the output of the first integrator, and an extra branch needs to be added to implement the system of Fig. 3 .
We now shortly discuss the different blocks of the circuit. The three opamps are implemented as feed-forward compensated OTAs. DAC2 is implemented as an inverter driving a resistor, since this choice has the best noise versus power tradeoff. This inverter is sized quite large, because of its heavy resistive load. DAC1 is implemented as a switched current source, since using resistors would introduce large parasitic capacitors in the inner loop, which would influence the oscillation frequency. This implementation has the added benefit of reducing the loading of the latches, since small switches can be used. For the comparator, we used a two stage sense amplifier similar to [20] . It is followed by two latches, L1 and L2, that use an inverted clock to implement the half clock cycle delay. The second latch, L2, is implemented twice, one driving DAC1 and one for DAC2. This is necessary since DAC2 forms a much heavier load than DAC1, and by driving them separately, the inner loop of the modulator, as indicated on Fig. 3 , has very little extra delay. 
V. EXPERIMENTAL RESULTS
The design has been implemented in a 65-nm CMOS technology. Due to constraints on the availability of MPW runs, the prototype is implemented in a low-power flavor of the technology, with increased threshold voltages, which is not beneficial for an analog design. Fig. 5 shows the bonded die of the prototype, together with the annotated layout of the core area. From the indicated size, it is clear that this is a very compact modulator, and as a result, the test chip is pad limited. On the layout, the three integrators are labeled, as is C lp . It can be seen that, while the size of C lp is not negligible, it only occupies less than a fifth of the area of this very compact modulator. Fig. 6 shows two measured spectra of the prototype's output signal. Both spectra result from averaging 5 periodograms of 160 K points of the output signal. The frequency of the input signal for both spectra was set to 3 MHz, chosen such that the first five harmonics fell in the pass band. The magnitudes of the second and third harmonic relative to the fundamental are illustrated. The top spectrum was obtained by applying a −1.8 dBfs sinusoidal input signal, which corresponds to the peak SNDR of 63 dB. The plot exhibits a second harmonic which is unexpected in this fully differential design. However, this second harmonic only pops up for the highest input levels: if the input level is reduced only slightly (bottom plot of Fig. 6 ), the second harmonic immediately becomes a lot smaller (much more than would be expected from a second order nonlinearity). To explain this behavior we performed several simulations and we were able to explain this effect as an ISI issue due to unequal rise and fall times in the outer feedback DAC. Also, the white noise floor is higher than what we expected from transient noise simulations on a fully extracted layout, where a peak SNR and SNDR of 73 and 68 dB was expected. Until now, we were unable to identify the source of this implementation loss. Fig. 7 shows the measured signal to noise ratio (SNR) and signal to noise and distortion ratio (SNDR) for several input signal amplitudes, for a fixed input signal frequency of 3 MHz. The superimposed detail show that the peak SNR and SNDR are roughly 64 and 63 dB. The same measurements were performed for input signal frequencies from 100 kHz to 20 MHz, and showed similar performance.
The modulator has a power consumption of roughly 1.7 mW. The opamps account for 1.4 mW, while the remaining 0.3 mW is consumed by the comparator, the latches and the DACs. This results in a figure of merit (FOM) of 164 dB, defined as in [6] : SNDR + 10 log(BW/P). Here, P represents the modulator's power consumption and BW its signal bandwidth. The measured performance of the modulator is compared to the current state-of-the-art in Table II . This table illustrates that high performance modulators need a mechanism to relax slewing requirements. This can be achieved in several ways, each with their own tradeoffs. If size is limited, a multibit modulator is often too big. Passive-active modulators, consisting of passive RC-filters followed by gm-blocks for gain, are an ad-hoc solution and are not transparent on the system level (i.e., impose constraints on the pole/zero positions) and hence are only suitable for low-order modulators. FIR-DACs are often used as a solution, but as we previously discussed, their filtering order is limited. In such cases, the proposed method can be used, either as an alternative or as an addition to the FIR-DAC approach. Clearly, in terms of silicon area the proposed circuit is by far the best in class.
On Fig. 8 , the FOM of several designs (data from [23] ) is plotted against their occupied area. This figure allows us to compare our design with other work, while taking the design size into account. Only designs of comparable speed (i.e., f nyq > 5 MHz) and accuracy (SNDR>50 dB) were considered. The gray triangles indicate Nyquist rate converters, while the black circles are oversampled designs. The design of this brief is labeled, and it is clear that this designs is Pareto-optimal, which illustrates its merit as an efficient compact ADC. Since we were unable to find the source of the implementation loss in our circuit we also added the simulated FOM, which should (to our current understanding) be achievable with our design.
VI. CONCLUSION
In this brief, we proposed an approach to improve the power efficiency of 1-bit CTSDMs. It consists of two elements: first, the addition of a low-pass filter to the loop of a CTSDM to improve the loop filter's slewing requirements and, second, the incorporation of a compensation circuit to restore the original pole/zero configuration of the modulator's NTF and STF. The result is that the slew rate requirements for the first opamp in the loop are greatly relaxed, while there is no effect on the system level design of the CTSDM. It was shown that this filter and compensation can easily and efficiently be implemented. The technique was applied on an SOSDM, which was implemented on chip in a 65-nm low-power CMOS technology with a 2-GHz clock frequency. The resulting modulator had an FOM of 164 dB for a 20-MHz bandwidth, while occupying a surface area of only 0.009 mm 2 .
